



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 853 374 A1

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
15.07.1998 Bulletin 1998/29

(51) Int. Cl.<sup>6</sup>: H03D 7/14

(21) Application number: 97310152.0

(22) Date of filing: 16.12.1997

(84) Designated Contracting States:  
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC  
NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

(72) Inventors:  
• Souetinov, Viatcheslav Igor  
Swindon, Wiltshire, SN2 3QG (GB)  
• Chan, Tak Kwong  
Homantin, Kowloon, Hong Kong (GB)

(30) Priority: 11.01.1997 GB 9700485

(71) Applicant:  
PLESSEY SEMICONDUCTORS LIMITED  
Swindon, Wiltshire SN2 2QW (GB)

(74) Representative:  
Hoste, Colin Francis  
The General Electric Company p.l.c.  
GEC Patent Department  
Waterhouse Lane  
Chelmsford, Essex CM1 2QX (GB)

### (54) Image reject mixer

(57) Circuit 200 comprises an input amplifier stage 290, phase-splitters 292, 293 and mixer cores 294, 295. An input signal is applied to terminal 220, a local oscillator signal applied to terminals 230, 231 and a 90° shifted local oscillator signal is applied to terminals 232, 233. The in-phase differential signal is output at terminals 240, 241 and the quadrature signal is output at terminals 242, 243. Phase-splitters 292, 293 comprise base-coupled transistors 202, 203, 205, 206 which are biased by a potential applied to terminal 262. As these

phase-splitters are driven by input amplifier stage 290, which acts as a current source, the arrangement has very good noise properties. Degeneration inductor 280 reduces the noise figure of the circuit further because it is a noiseless component. Phase-splitters 292, 293 and mixer cores 294, 295 are preferably cross-coupled to allow cancellation in phase-splitters 292, 293 of the second harmonic of the local oscillator signal generated at the inputs to mixer cores 294, 295.




FIGURE 2

EP 0 853 374 A1

## Description

The present invention relates to image reject mixer circuits and in particular to image reject mixer circuits having a single ended input and two differential outputs. Radio frequency image reject mixers are very popular blocks of modern radio systems and are often used in preference to superheterodyne receivers, especially where frequency agility is required. The parameters of an image reject mixer determine the main characteristics of the system into which they are incorporated.

Prior art image reject mixers are generally based on the Gilbert cell or the micromixer circuit configuration. In the case of the Gilbert cell, an image reject mixer is compiled simply by connecting two Gilbert cell circuits in parallel. The input signal is split into two branches where they are mixed with an unshifted local oscillator signal and a 90° shifted local oscillator signal respectively.

A section of an image reject mixer circuit based on the micromixer configuration is shown in Figure 1.

In use, an input signal is applied to terminal 120, a local oscillator signal is applied to terminals 130, 131 and a 90° phase shifted local oscillator signal is applied to terminals 132, 133. A reference potential is applied to terminal 125 to bias transistors 103 and 104. By virtue of resistors 150, 151, transistor 105 and biased transistor 103, a signal input at terminal 120 will give rise to complementary output current signals at the collector electrodes of transistors 103 and 101. Mixer core 160, formed by transistors 106 - 109, mixes the current signals from the collector electrodes of transistors 101 and 103 with the local oscillator signal applied to terminals 130, 131 and outputs a current signal at terminals 140, 141. Transistors 102 and 104 produce at their collector electrodes substantially the same current signal as is produced by corresponding transistor 101, 103 because these corresponding transistors are driven by the same input signal. Mixer core 170 mixes the current signal from the collector electrodes of transistors 102, 104 with a 90° phase shifted local oscillator signal applied to terminals 132, 133 and outputs a current signal at terminals 142, 143. Because an unphased oscillator signal is applied to terminals 130, 131 and a 90° phase shifted signal is applied to terminals 132, 133, output terminals 140, 141 will show an in-phase differential output and output terminals 142, 143 will show a Quadrature differential output.

As will be appreciated, the mixer circuit shown in Figure 1 is incomplete. The full mixer circuit implementation would also have means for phase-shifting the output of mixer core 170 by 90° and summing the resultant signal with the output from mixer core 160. This would result in either the image band signal or the signal band signal as the complete mixer circuit output, depending on the sign of the 90° phase-shift imposed on the signal output from mixer core 170.

Whilst the image reject mixer circuit section of Fig-

ure 1 has a wide dynamic range and very linear operation, the presence of so many resistors gives the mixer circuit very poor noise properties.

Image reject mixers constructed from Gilbert cell circuits have poor noise properties due to resistors in the main current paths, current sources experiencing high frequency, large voltage swings and poor transistor arrangements. It is difficult also to design an image reject mixer using Gilbert cell circuits so that it has a particular input impedance. This can be a drawback when impedance matching with a pre-amp stage is necessary. There exists a need for an image reject mixer circuit with improved noise properties.

In accordance with the present invention, there is provided an image reject mixer circuit arrangement comprising an input amplifier connected to first and second phase splitters, the phase splitters each having two substantially complementary outputs, a first mixer core arranged to mix two of said phase splitter outputs with a local oscillator signal and a second mixer core arranged to mix the other two of said phase splitter outputs with a phase shifted local oscillator signal.

Embodiments of the present invention will now be described, by way of example only, with reference to the accompanying drawings, of which:

Figure 1 shows a section of a prior art image reject mixer circuit, and

Figure 2 shows an image reject mixer circuit section in accordance with the present invention.

Referring to Figure 2, an image reject mixer circuit section 200 is shown comprising input stage 290, phase-splitter stages 292, 293 and mixer cores 294, 295. Mixer cores 294, 295 are substantially the same as those used in prior art mixer circuits. The noise properties of image reject mixer circuit section 200 are better than those of prior art mixers because of improved amplification and phase splitting stages 290, 292, 293.

Terminal 220 forms the mixer circuit input terminal, terminals 240 and 241 form the in-phase output terminals and terminals 242, 243 form the Quadrature output terminals. In use, a local oscillator signal is applied to terminals 230, 231 and a 90° phase shifted oscillator signal is applied to terminals 232, 233. Potentials are applied to terminals 260 and 261 to form bias potentials with resistors 253 and 252 respectively, whilst the potential applied to terminal 262 forms two bias currents with resistors 251 and 254. Resistors 251 and 254 are preferably high value resistors so as to deliver small but substantially constant currents to phase splitters 292, 293.

Input stage 290 is a transconductance amplifier. It receives a voltage signal applied to input terminal 220, and supplies output current to both phase splitters 292, 293. Transistor 201, of input stage 290, is connected to each of transistors 202 and 205, of phase splitter stages

292, 293 respectively, in a cascode configuration. Transistor 202 is base-coupled to transistor 203 and, likewise, transistor 205 is base-coupled to transistor 206. Degeneration inductor 280 connects the emitter electrode of transistor 201 to ground potential. Due to the complex nature of the common emitter current gain  $\beta$  of the transistor 201, inductor 280 effects series negative feedback in the base-emitter circuit of transistor 201.

Transistors 202 and 203 have complementary collector currents. Variations in the collector current of transistor 201 directly cause variations in the distribution of the current flowing in resistor 251 between the base electrodes, and hence the collector electrodes, of transistors 202 and 203. Transistors 202 and 203 introduce a negligible level of noise into mixer circuit 200 because they are driven by the output current of amplifier stage 290 rather than being voltage driven. Transistors 205 and 206 are configured in the same way as transistors 202, 203.

Transistors 202 and 205 are current driven by transistor 201, resistor 252 and a potential applied to terminal 261. Transistors 203 and 206 are similarly driven by transistor 204, resistor 253 and a potential applied to terminal 260. The balancing of the output signals from each phase-splitter 202, 203 and 205, 206 can thus be controlled by either changing the values of resistors 252, 253 or by changing the potentials applied to terminals 260, 261. Capacitors 271, 275, 276 are simply ac grounding and dc blocking capacitors.

Cascode circuits per se are well known for their good noise properties. From Figure 2 it can be seen that these good noise properties are achieved because transistors 202 and 205 prevent the collector of transistor 201 from swinging and thereby substantially eliminate the Miller effect.

Inductor 280 is a noiseless component which provides substantially frequency independent degeneration over a particular frequency range. This range is dependent on the value of inductor 280 and the base-emitter resistance of transistor 201 at the desired frequency. The value of inductor 280 also affects the gain of amplifier stage 290 and its linearity. Although a resistor could be used in place of inductor 280, amplifier stage 290 has much more linear characteristics and better noise properties when inductor 280 is used.

Inductor 280 can be implemented in whole or in part, with the parasitic inductance of IC packaging, bonding wires and/or connecting pins.

Transistors that are used in low noise applications are generally fabricated with large emitter areas. These transistors have a lower base-emitter resistance than a smaller area transistor and hence produce less noise.

Transistors 201, 203, 205, 206 are preferably implemented as large emitter area transistors and more preferably with transistor 201 having a larger area than transistors 202, 203 and 205, 206. The sizing of transistor 201 is particularly important because it determines a number of properties of the amplifier stage 290. A larger

area transistor will have better noise properties because the input impedance of the transistor will be lower. However, a larger area transistor will also have higher parasitic capacitances, and hence leakage, and a lower current gain  $\beta$  caused by a lower current density.

The size of the current flowing in transistor 201 affects its impedance and also therefore the properties of amplifier stage 290. Operating transistor 201 with a low current will give it good noise properties but will also cause  $\beta$ , and hence overall gain, to be lower than it would be for a higher operating current.

A trade-off needs to be made between noise figure and gain when choosing what transistor area and what driving current should be incorporated into a particular image reject mixer circuit design.

At high frequencies, the behaviour of transistors 202, 203, 205 and 206 will change because of the parasitic capacitances present across both the base-emitter and base-collector junctions of these transistors. Leakage will occur between the emitter and the base electrodes of transistors 202 and 205 causing unbalancing of the outputs of each phase splitter 292, 293.

This can be compensated for by forming transistors 202 and 205 with larger emitter areas than those of transistors 203, 206. These larger area transistors will have a lower current density and hence a lower  $\beta$ . This will cause extra current to flow in the base of transistors 202, 205 to compensate for current lost in the parasitic capacitances.

The emitter areas of transistors 202, 203, 205, 206 required to balance the output signals will depend on the frequency at which mixer circuit section 200 is to be operated, because  $\beta$  is frequency dependent, and on the currents driving these transistors. Mixer core 294 receives a substantially sinusoidal local oscillator signal as a differential voltage signal on terminals 230, 231. When the voltage on terminal 230 is positive, the voltage on terminal 231 will be negative causing transistors 207 and 210 to be switched on and transistors 208 and 209 to be switched off. The collector current of transistor 202 will therefore be routed to output terminal 240 whilst the collector current of transistor 206 will be routed to output terminal 241. The collector currents of transistors 202, 206 will obviously be routed to the opposite terminal 240, 241 when terminal 231 receives a higher voltage than terminal 230.

Mixer core 295 operates in substantially the same way, routing the collector currents of transistors 203, 205 alternately to output terminals 242 and 243. Transistors 211-214 are switched in use, under control of a 90° shifted local oscillator received on terminals 232, 233.

Capacitors 273, 278 serve as filters of the second harmonic of the local oscillator signal applied to terminals 230, 231, that would normally be generated at the inputs of mixer core 294. This harmonic is generated because of the difference in the switching-on and switching-off delays of transistors 207-210 in mixer core

294. This harmonic would normally be mixed, as well as the input current signals from the collector electrodes of transistors 202, 206, by mixer core 294 and produce a parasitic signal at the local oscillator frequency at output terminals 240, 241. Capacitors 274, 277 similarly serve as filters of the harmonic signal generated by transistors 211 - 214 in mixer core 295. The values of capacitors 273 - 274, 277 - 278 have to be chosen as a trade-off between the efficiency of filtering and the efficiency of the conversion of the signals input to mixer cores 294, 295.

Additionally, a large proportion of the second harmonic is cancelled at the base electrodes of transistors 202-203, 205-206 by virtue of the cross coupling of phase-splitters 292, 293 and mixer cores 294, 295 because the second harmonics produced at the inputs to mixer core 295 are 180° out of phase to those produced at mixer core 294.

However, it will be obvious to the skilled man that this cross-coupling is not an essential part of the invention. The second harmonic of the local oscillator would be cancelled, though not as much, by capacitors 273, 274, 277, 278 even if the collector electrode of transistor 203 was connected to mixer core 294 and the collector electrode of transistor 206 was connected to mixer core 295.

Resistor 250 and capacitor 272 are preferably incorporated into an image reject mixer circuit design to improve the linearity of the mixer and to allow its input impedance to be tuned.

Resistor 250 is connected between transistors 201 and 202 to create a potential at the collector electrode of transistor 201 and 202 from the current flowing there. Resistor 250 will be of low value, say 20 - 30Ω, so not introducing much noise into the circuit. Inductor 280 causes the voltage at the emitter electrode of transistor 201 to lead the voltage at the base electrode by 90°. Negative feedback is thus achievable by connecting capacitor 272 across the base and collector electrodes of transistor 201. This feedback will help to minimise the noise created by transistor 201 and improve the overall noise figure of mixer circuit section 200. Mixer circuit section 200 will also have improved linearity characteristics.

Capacitor 272 and resistor 250 will also have an effect on the input impedance of transistor 201, and hence mixer circuit section 200, thereby allowing the impedance to be tuned in the design of the mixer circuit. It is even possible to make the input impedance purely real.

Although the embodiments have been described solely with regard to npn bipolar resistors, the invention is not restricted to such and could equally be effected with pnp bipolar transistors or with field effect transistors. The collector and emitter electrodes referred to will be interchangeable with emitter and collector, source and drain or drain and source electrodes as the first and second main electrodes of a pnp or a field effect transis-

tor.

## Claims

1. An image reject mixer circuit arrangement comprising an input amplifier connected to first and second phase-splitters, the phase-splitters each having two substantially complementary outputs in which a first mixer core is arranged to mix two of said phase-splitter outputs with an oscillatory signal and a second mixer core is arranged to mix the other two of said phase splitter outputs with a signal obtained by phase shifting the oscillatory signal.
2. An image reject mixer circuit arrangement in accordance with Claim 1 in which the complementary outputs of the first and second phase-splitters are cross-coupled with the first and second mixer cores.
3. An image reject mixer circuit arrangement in accordance with either preceding claim in which the first phase-splitter comprises first and second transistors having their control electrodes connected together and to a first current source potential and the second phase-splitter comprises third and fourth transistors having their control electrodes connected together and to a second current source.
4. An image reject mixer circuit arrangement in accordance with Claim 3 in which the first main electrode of each of the first and second transistors forms the substantially complementary outputs of the first phase-splitter and the first main electrode of each of the third and fourth transistors form the substantially complementary outputs of the second phase-splitter.
5. An image reject mixer circuit arrangement in accordance with any preceding claim in which the input amplifier comprises an input transistor having its control electrode arranged to receive an input signal and its first main electrode connected to both the first and second phase-splitters.
6. An image reject mixer circuit arrangement in accordance with Claim 5 in which the control electrode of the fifth transistor is connected via a resistor to a first bias potential and receives the input signal through a dc blocking capacitor.
7. An image reject mixer circuit arrangement in accordance with Claim 5 or Claim 6 in which an inductor is connected between the second main electrode of the fifth transistor and ground potential.
8. An image reject mixer circuit arrangement in accordance with Claim 7 in which the inductor is

formed partly from at least one of bonding wires, connecting pins and IC packaging.

9. An image reject mixer circuit arrangement in accordance with Claim 4 and Claim 5 or any claim appended to both Claim 4 and Claim 5 in which the first main electrode of the fifth transistor is connected to the second main electrode of the first transistor and of the third transistor thereby to connect the input amplifier to the first and second phase-splitters.
10. An image reject mixer circuit arrangement in accordance with Claim 4 and Claim 5 or any claim appended to both Claim 4 and Claim 5 in which the second main electrode of both the second transistor and the fourth transistor are connected to a current source.
11. An image reject mixer circuit arrangement in accordance with Claim 10 in which the second transistor and the fourth transistor have their respective second main electrodes connected to a common current source.
12. An image reject mixer circuit arrangement in accordance with Claim 11 in which the second and fourth transistors are connected to the first main electrode of a sixth transistor, the sixth transistor having its control electrode connected to a second bias potential via a resistor and its second main electrode connected to ground potential.
13. An image reject mixer circuit arrangement in accordance with Claim 12 in which an ac grounding capacitor is connected between the first main electrode of the sixth transistor and ground potential.
14. An image reject mixer circuit arrangement in accordance with any of Claims 9 to 13 in which the first main electrode of the fifth transistor is connected to the first and second phase-splitters by a feedback resistor and the control and first main electrodes of the fifth transistor are connected together by a feedback capacitor.
15. An image reject mixer circuit arrangement in accordance with Claim 4 or any claim appended thereto in which the outputs of the first and second phase-splitters are connected to ground potential each by a filtering capacitor.

10  
15  
20  
25  
30  
35  
40  
45  
50  
55  
60  
65  
70  
75  
80  
85  
90  
95  
100  
105  
110  
115  
120  
125  
130  
135  
140  
145  
150  
155  
160  
165  
170  
175  
180  
185  
190  
195  
200  
205  
210  
215  
220  
225  
230  
235  
240  
245  
250  
255  
260  
265  
270  
275  
280  
285  
290  
295  
300  
305  
310  
315  
320  
325  
330  
335  
340  
345  
350  
355  
360  
365  
370  
375  
380  
385  
390  
395  
400  
405  
410  
415  
420  
425  
430  
435  
440  
445  
450  
455  
460  
465  
470  
475  
480  
485  
490  
495  
500  
505  
510  
515  
520  
525  
530  
535  
540  
545  
550  
555  
560  
565  
570  
575  
580  
585  
590  
595  
600  
605  
610  
615  
620  
625  
630  
635  
640  
645  
650  
655  
660  
665  
670  
675  
680  
685  
690  
695  
700  
705  
710  
715  
720  
725  
730  
735  
740  
745  
750  
755  
760  
765  
770  
775  
780  
785  
790  
795  
800  
805  
810  
815  
820  
825  
830  
835  
840  
845  
850  
855  
860  
865  
870  
875  
880  
885  
890  
895  
900  
905  
910  
915  
920  
925  
930  
935  
940  
945  
950  
955  
960  
965  
970  
975  
980  
985  
990  
995




FIGURE 1  
PRIOR ART




FIGURE 2



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number

EP 97 31 0152

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	US 5 448 772 A (GRANDFIELD WALTER J)	1-6, 9-12,14, 15	H03D7/14
Y	* column 5, line 19 - column 10, line 29; figure 3 *	7,8	
A	---	13	
X	GB 2 177 860 A (MULTITONE ELECTRONICS PLC) * page 2, line 10-39; figure 5 *	1,2	
Y	EP 0 491 488 A (AMERICAN TELEPHONE & TELEGRAPH) * abstract; figure 2 * * page 3, line 44-48; figure 2 *	7,8	
A	US 5 574 755 A (PERSICO CHARLES J) * the whole document *	1-15	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H03D H03C
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 15 April 1998	Examiner Zwicker, T
<p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone  Y : particularly relevant if combined with another document of the same category  A : technological background  O : non-written disclosure  P : intermediate document</p> <p>T : theory or principle underlying the invention  E : earlier patent document, but published on, or after the filing date  D : document cited in the application  L : document cited for other reasons  &amp; : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03 82 (P04C01)